



RAN - 1903000203020092



**RAN-1903000203020092**

**S. Y. B. Sc. (Electronics) (Sem. - III) Examination**

**March - 2023**

**Electronics : Paper - IV**

**Advance Digital Electronics and Circuits Design**

**[ Total Marks: 50**

**સૂચના : / Instructions**

(1)

નીચે દર્શાવેલ નિશાનીવાળી વિગતો ઉત્તરવહી પર અવશ્ય લખવી.  
**Fill up strictly the details of signs on your answer book**

Name of the Examination:

**S. Y. B. Sc. (Electronics) (Sem. - III)**

Name of the Subject :

**Electronics : Paper - IV Advance Digital Electronics and Circuits Design**

Subject Code No.: **1903000203020092**

Seat No.:

<input type="text"/>	<input type="text"/>	<input type="text"/>	<input type="text"/>	<input type="text"/>	<input type="text"/>
----------------------	----------------------	----------------------	----------------------	----------------------	----------------------

Student's Signature

- (2) Figure on the right indicates full marks
- (3) All symbols and abbreviations have their usual meaning.
- (4) Non-programmable calculators are allowed.
- (5) Assume data if necessary.

***O.M.R. Sheet ભરવા અંગેની અગત્યની સૂચનાઓ આપેલ  
O.M.R. Sheetની પાછળ છાપેલ છે.***

***Important instructions to fillup O.M.R. Sheet  
are given on back side of the provided O.M.R. Sheet.***

**Q. 1. Multiple Choice Questions: (1 Mark)**

**12**

1. If an active-HIGH S-R latch has a 0 on the S input and a 1 on the R input and then the R input goes to 0, the latch will be \_\_\_\_\_.
  - a) SET
  - b) RESET
  - c) Clear
  - d) Invalid
  
2. Which of the following is correct for a gated D flip-flop?
  - a) The output toggles if one of the inputs is held HIGH.
  - b) Only one of the inputs can be HIGH at a time.
  - c) The output complement follows the input when enabled.
  - d) Q output follows the input D when the enable is HIGH.
  
3. Register that shift the information is called
  - a) Latch
  - b) Counter
  - c) Shift register
  - d) Flip-flop
  
4. An active-HIGH input S-R latch has a 1 on the S input and a 0 on the R input. What state is the latch in?
  - a)  $Q = 1, \bar{Q} = 0$
  - b)  $Q = 1, \bar{Q} = 1$
  - c)  $Q = ?, \bar{Q} = 1$
  - d)  $Q = ?, \bar{Q} = 0$
  
5. What is one disadvantage of an S-R flip-flop?
  - a) It has no enable input.
  - b) It has an invalid state.
  - c) It has no clock input.
  - d) It has only a single output.
  
6. The number of cells in a K-map with n-variables.
  - a)  $2n$
  - b)  $n^2$
  - c)  $2^n$
  - d)  $n$



14. Which of the following is a correct SOP expression?
- a)  $(A+B)(C+D)$                       b)  $(A) B (CD)$   
c)  $AB + CD$                               d)  $AB(CD)$
15. How many flip-flops are required to make a MOD-20 binary counter?
- a) 3    b) 32  
c) 5    d) 6
16. The terminal count of a decade counter is \_\_\_\_\_.
- a) 1010                                        b) 1000  
c) 1001                                        d) 1100
17. The min term when  $X=Y=Z=0$  is \_\_\_\_\_.
- a)  $x'+y'+z'$                                 b)  $xyz$   
c)  $x'y'z'$                                       d)  $x+y+z$
18. How many flip-flops are required to construct a decade counter?
- a) 10    b) 8  
c) 5    d) 4
19.  $A \cdot \bar{A}$  is equal to
- a) 0    b) 1  
c) A    d) None of the above
20. How many clock pulses will be required to completely load serially a 5-bit shift register?
- a) 2    b) 3  
c) 4    d) 5
21. What type of register would have a complete binary number shifted in one bit at a time and have all the stored bits shifted out one at a time?
- a) Parallel-in, parallel-out                b) Parallel-in, serial-out  
c) Serial-in, parallel-out                    d) Serial-in, serial-out

22. Full adder performs addition on
- a) 2 bits
  - b) 3 bits
  - c) 4 bits
  - d) 5 bits

**Q. 3. Multiple Choice Questions: (3 Marks)**

**18**

23. A decimal counter has
- a) 2 states
  - b) 8 states
  - c) 10 states
  - d) 16 states
24. With a 10 kHz clock frequency, eight bits can be serially entered into a shift register in \_\_\_\_\_.
- a) 8  $\mu$ s
  - b) 80  $\mu$ s
  - c) 800  $\mu$ s
  - d) 0.8 ms
25. Parallel loading is done with
- a) 1 cycle
  - b) 2 cycle
  - c) 3 cycle
  - d) 4 cycle
26.  $A(A + B) = ?$
- a) A
  - b) 1
  - c) (1 + AB)
  - d) AB
27. Which of the following groups of logic devices would be the minimum required for a MOD-64 synchronous counter?
- a) Five flip-flops, three AND gates
  - b) Seven flip-flops, five AND gates
  - c) Four flip-flops, ten AND gates
  - d) Six flip-flops, four AND gates
28. UP counter increment the value by
- a) 1
  - b) 2
  - c) 3
  - d) 4

**SPACE FOR ROUGH WORK**